VECTOR | [3-0-0:3] |
---|---|
DESCRIPTION | This course will introduce fundamental methodologies for VLSI design optimization and design closure. It will cover various topics for improving the VLSI design in many aspects, including performance optimization, power analysis and modeling, timing analysis and closure, physical verification, yield optimization, etc. Students will learn how the design objectives are achieved through different design methodologies and optimizations. |
Section | Date & Time | Room | Instructor | Quota | Enrol | Avail | Wait | Remarks |
---|---|---|---|---|---|---|---|---|
L01 (6018) | Fr 01:30PM - 04:20PM | Rm 101, W2 | MA, Yuzhe | 20 | 6 | 14 | 0 |