VECTOR | [2-1-0:3] |
---|---|
DESCRIPTION | The course focuses on the communication problem of on-chip many-core architectures. It introduces basic concepts and principles of on-chip bus and interconnection network, in particular, about network topology, routing and flow control, deadlock/livelock, and quality-of-service (QoS) et cetera. It presents the micro-architecture details of on-chip router and network interface designs for both message passing and shared memory systems. Furthermore, theoretical and experimental performance evaluation methodology will be investigated. |
Section | Date & Time | Room | Instructor | Quota | Enrol | Avail | Wait | Remarks |
---|---|---|---|---|---|---|---|---|
L01 (6216) | We 01:30PM - 03:20PM | Rm 202, E1 | LU, Zhonghai | 30 | 8 | 22 | 0 | |
T01 (6217) | We 03:30PM - 04:20PM | Rm 202, E1 | LU, Zhonghai | 30 | 8 | 22 | 0 |